Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
12 years ago

three stages for a shifter (shifting by 0~7 bits)

Is there a way to implement a shifter (shifting by 0~7 bits) solely based on combinational logic? If it is a 3-stage shifter, the output of the previous shifter will be further shifted by all the shi...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
12 years ago

You can.. But what are you looking to do?

assign output_c = input_r >>> shift_amount_r;

works