The RTL netlist is not available error

I completed building fpga image. But when I tried to looking at timing path in rtl viewer, I get error that RTL netlist is not available. I did not set this option - Aggressive Compile Time - as p...