Altera_ForumHonored Contributor12 years agoThe combinational process in VHDL We can discuss the combinational logic in VHDL using process as following: comb : process(vindex) begin if (vindex < 59 or vindex > 120) then s_mtvalid <='1'; else s_mtvali...Show More
Recent DiscussionsConnection bit order between hierarchyHow to fix Error(23782): Failed to find an expected reportSolvedQuartus 22.1 and 23.1 Synthesis ErrorCould not link 'vsim_auto_compile.dll' error troubleshooting.Failed to run ip-setup-simulation: