The 2-Bus SRC Microarchitecture

I have a project you have to write VHDL code in the chart above. As a program using Quartus II 9.1 Web Edition. Can someone help?

Thank you.

ps: I have a link with the chart that i'm suposed to right in.