Testbench Generation?????

Hi everybody!

I'm interested in simulation of vhdl-projects. And I have read that there is a possibility to generate testbench in ModelSim automatically. If somebody used testbench generation, can you answer:is generated testbench written with VHDL or tcl ?

OR I will be glad if you give me some references to automatic testbench generation.

Thank you in advance:)