Altera_Forum
Honored Contributor
Honored Contributortco question on VHDL
I've this VHDL code:
ENTITY count_tia IS
PORT
(
clock: IN STD_LOGIC;
sload: IN STD_LOGIC;
data: IN integer RANGE 0 TO 127;
res...
