Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
12 years ago

Tco in Max II family

Hi, I'm working on a verilog design and I want to measure the clock to output time (Tco) in this design using MAX II EPM2210F324I5 device. The value of Tco using timequest timing analyzer ...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
12 years ago

Although I strongly recommend timing constraints, make sure the last thing you do is register the output. You could then put a Fast Output Register assignment on the output pin, making sure it's placed by the output. (If you have timing constraints, the fitter should do this automatically AND you get something that tells you if it didn't work, but the Fast Output Register can work too)