Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

SystemVerilog support in Quartus II 8.0 for packed arrays of packed structures

The following code snippet does not synthesize with the native Quartus synthesis tool, which supposedly supports System Verilog (The SV compile switch is set in Quartus): typedef struct packed...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

I face the same issue in Quartus 9.1. The suggested solution is not always acceptable: One problem with unpacked arrays is that you can't use them to interface between two modules. Is there any intention to support a packed arrays of packed struct in future Quartus releases? Has someone raised an SR?

Thanks.