Hi. I'm new about quartus & nios.. I use quartus II, NIOS II 10.0 & Window7 32 & de2-70 fpga board. I have no problem until quartus pin assign, hdl compile&analysis&synthesis, programmer(.sof), nios c code build.. but I've got a serious problem like this : run -> run configurations -> "actual system id not found on target at base address" error, so i can't run software with fpga board.. I have no license quartus & nios tool, but i use NIOS II/e CPU so i have no time_limited.sof file. (because it's a free IP) therefore it's not a problem related to license.. Please see the captured pics, and let me know the solution about this... thank you in advance.. https://www.alteraforum.com/forum/attachment.php?attachmentid=2864 https://www.alteraforum.com/forum/attachment.php?attachmentid=2865 https://www.alteraforum.com/forum/attachment.php?attachmentid=2866

You need to either: 1) add a system ID component to your SOPC system 2) disable the system ID check (check both boxes in the "System ID Checks" area shown in your second screen shot)

--- Quote Start --- You need to either: 1) add a system ID component to your SOPC system 2) disable the system ID check (check both boxes in the "System ID Checks" area shown in your second screen shot) --- Quote End --- thanks for your apply. i did check the 2 options about system ID checks as you apply, but the attached image shows other problem.. please let me know other solution about this.. https://www.alteraforum.com/forum/attachment.php?attachmentid=2868

I have a similar problem in my nios system. Before adding a new component to SOPC builder nios ii work without any errors, but after adding my new component (programmed in vhdl) it gives me an error "system id mismatch" and is not connected. I tried to connect it through refreshing the connection, but still have the same error. Your help to fix this error would be very much appreciated. Thanx in advance...

Hello, I got exactly the same problems: The system works well with one custom SOPC module added to the system, but with an other one the system ID and time stamp cannot be read from the board (DE2-115 or DE3 => it's not caused by the board but by the software/HDL-design). The custom SOPC module of course compiles correctly. But it is very large in size (2.500 lines of verilog code). Is there maybe a practical limitation of logic size due to delay times? (I don't really belief that...) And why does the nios processor not respond anymore, even if the module isn't working correctly? => How can a faulty memory mapped slave module affect the processor? The mm-interface itself cannot be wrong because it is simulated, recognised correctly by the SOPC builder and used by me in some other working designs "copy-and-paste". Maybe someone can give me a hint where to search further? Thanks a lot in advance...

Hi friends, I have the same problem here, I also did check the boxes for ignore ID check, and ignore the timestamp check, but it didn't work for me. Please help me out. Thanks a lot.

Forum Discussion

Altera_Forum

Honored Contributor

15 years ago

system ID not found at target base address

Hi.

I'm new about quartus & nios..

I use quartus II, NIOS II 10.0 & Window7 32 & de2-70 fpga board.

I have no problem until quartus pin assign, hdl compile&analysis&synthesis, programmer(.sof), nios c code build..

but I've got a serious problem like this

: run -> run configurations -> "actual system id not found on target at base address" error, so i can't run software with fpga board..

I have no license quartus & nios tool,

but i use NIOS II/e CPU so i have no time_limited.sof file.

(because it's a free IP)

therefore it's not a problem related to license..

Please see the captured pics, and let me know the solution about this...

thank you in advance..

https://www.alteraforum.com/forum/attachment.php?attachmentid=2864

https://www.alteraforum.com/forum/attachment.php?attachmentid=2865

https://www.alteraforum.com/forum/attachment.php?attachmentid=2866

multiple-attachments.zip479 KB

14 Replies

Altera_Forum
Honored Contributor
14 years ago
after checking pin assignment ??????
Altera_Forum
Honored Contributor
14 years ago
Which target are you using ? DE2-70 or what? The tutorial comes with the package is not correct, you have to check the pin name and pin assignment if you are working on tutorial
Altera_Forum
Honored Contributor
14 years ago
I've the same problem with my DE4-230 board...I don't understand what is the problem....

Has Anyone solved that...???
Altera_Forum
Honored Contributor
14 years ago
I've solved...I re-programmed the fpga with the .sof file and then I did the nios running procedure again...problem has gone....;)

Forum Discussion

system ID not found at target base address

14 Replies

Recent Discussions

Highlight similar instances of a selected word fails when scrolling

Automatically added negative node for TDS output doesn't work with Agilex 5

Design Space Explorer - *** Fatal Error: Access Violation at 0X000000001E19EB30

Tensor block usage

Error (169008): Can't turn on open-drain option for differential I/O pin HPS_DDR3_DQS_N[1]