synthesis System verilog design

Hi there, I am a new user in Quartus II and hope that will gain some help here. I wish to synthesis a System Verilog design using Quartus II 6.0. Do anyone have a tutorial on that? I ve tr...