Synthesis support for SystemVerilog files in Quartus Prime Version 16.0.0

Hi all, I am trying to synthesize a SystemVerilog (.sv) file in Quartus Prime Version 16.0.0. I get the following error while using "for" statements without the explicit "generate" stateme...