Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
13 years ago

Synthese DDR3 controller, ArriaII GX Evaluation Board

I try to implement Qsys-System with NIOS and DDR3 on ArriaII GX Evaluation Board. Qsys generation works with no Problem, but Quartus Analysis&Synthesis shows Errors: ----- Error (17044): ...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
13 years ago

Error (17044):

Illegal connection found on I/O input buffer primitive

...

also drives out to other destination than the buffer.

is the old problem for uniphy_ddr3 controller in Qsys from Quartus 11.0