Altera_ForumHonored Contributor13 years agoSynthese DDR3 controller, ArriaII GX Evaluation Board I try to implement Qsys-System with NIOS and DDR3 on ArriaII GX Evaluation Board. Qsys generation works with no Problem, but Quartus Analysis&Synthesis shows Errors: ----- Error (17044): ...Show More
Altera_ForumHonored Contributor13 years agoLooks like you aren't driving some top level signals to IO
Recent DiscussionsGenerate Simulation Setup Script FailsSolvedFIR IP configured for InterpolationAltera SSLC LicenseLisence issue when running .do scriptHow to create a Packaged Subsystem in TCL