Syncronous counter generating rippled outputs

I assume you are saying you got 16 D registers (one on each output) and you want skew of output bits to be zero or consistent.

You don't need to. This is the whole point behind synchronous design. Any skew between clock edges are to be ignored by next stage

It is enough to do functional sim and see it clean plus timing analysis rather than timing sim