Altera_ForumHonored Contributor12 years agosum of element in the array how could i write this code without clk signal,any suggest is very helpful, thanks
Altera_ForumHonored Contributor12 years ago --- Quote Start --- if i write : sum1<=sum0+produce; sum2<=sum1+produce; output<=sum2; is this pipeline adder ??? --- Quote End --- If it is inside a clocked process, yes.
Recent DiscussionsDuplicate_hierarchy_depth / duplicate_registerUnable to download Quartushow to reduce clock skew between synchronous clockQuartusPro 25.3 Crashed after using the Signal Tap Logic AnalyzerTiming analysis - long combinational path