sum of element in the array

You can't prevent propagation delay, you should design aware of it, e.g. by using synchronous pipelined topology.

It's no clear what you want to achieve. At present it's just a general VHDL syntax question, not related to hardware design.