Subtetly : Modelsim misses signal events (VHDL)

Hi, I have encoutered a strange behaviour in modelsim : few signals are not properly read in VHDL process. I feel that this behaviour only occures when you create stimuli by macro. I rep...