shreyasNew Contributor7 years agoStuck at the Analysis and synthesis stage Hi all, I am trying to synthesize a design which is relatively big with ~ 30k lines of RTL. But the process just get stuck at analysis and synthesis stage. I waited for more than 10 hours but had no...Show More
shreyasNew Contributor7 years agoHiGreat! that worked. Thanks a lot for your help. Problem was with those memory block.
Recent DiscussionsTiming analysis - long combinational pathQuartusPro 25.3 Crashed after using the Signal Tap Logic AnalyzerDuplicate_hierarchy_depth / duplicate_registerAutomatically added negative node for TDS output doesn't work with Agilex 5Quartus 20.1std compilation fails for Quartus map - Device 10AS057K2F40I1SG