Forum Discussion
Altera_Forum
Honored Contributor
13 years ago --- Quote Start --- On a different note, I need a clarification on the internal pull-up in FPGA. For the internal pull-up, am I correct to say that either we can enable it always or disable it always BUT the enable/disable is not programmable by register control internally in design? --- Quote End --- That is correct; the enabling/disabling of the pull-up is a configuration-time setting. If you need run-time reconfiguration, there was a project called MorphI/O on the Altera site that reconfigured some of the I/O element features during run-time. I don't know if that included the pull-up. I'll leave that for you to review. Cheers, Dave