Forum Discussion

Jens's avatar
Jens
Icon for Occasional Contributor rankOccasional Contributor
2 years ago

strange DCFIFO behavior

Simulation of DCFIFO shows different behavior for the same IP. Once data appear at FIFO output after one clock another time after two clocks. Is this only a problem with the simulation or does it al...
Simulation
ShengN_altera's avatar
ShengN_altera
Icon for Super Contributor rankSuper Contributor
2 years ago

Hi,


There's no problem with the waveform if check the user guide page 19.


For Timing 2, wrreq is asserted at clock 11th rising edge while for Timing 1 the wrreq is asserted at clock 4th rising edge. If assert the wrreq at even clock rising edge any different?


Thanks,

Regards,

Sheng