Forum Discussion
Altera_Forum
Honored Contributor
11 years agoin VHDL, any signal without an initial value will initialise to type'left
So in this case, the EA signal will start with the "initial_state" valuein VHDL, any signal without an initial value will initialise to type'left
So in this case, the EA signal will start with the "initial_state" value