Forum Discussion
Altera_Forum
Honored Contributor
12 years agoYes, you're having timing issues. I'm actually amazed that design works at all...
Asynchronous SRAMs have a number of timing relationships that you need to take care of. The timings of the write sequence are particularly tricky. Simply connecting the async SRAM signals to the Avalon bus won't work.