Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
14 years ago

Source code assignments using altera_attribute

Can anyone tell me if it's possible to assign a different Stratix III D6_DELAY value to each member of an output buss in source code? I'm using Verilog. It has to be in the source code because...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
14 years ago

Problem solved I think. I used project revisions to create separate revisions of the build for each config. Settings could then be placed in the relevant qsf file.