Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
14 years ago

Source code assignments using altera_attribute

Can anyone tell me if it's possible to assign a different Stratix III D6_DELAY value to each member of an output buss in source code? I'm using Verilog. It has to be in the source code because...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
14 years ago

Sorry line should have been:

(* altera_attribute = "-name D6_DELAY 5" *) output [63:0] LVDS_TXD_PCB;

but in any case it's still not accepted and not what I want...