Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
18 years ago

SOPC builder problem with new component creation

Did anybody met the problem with creation of new component in SOPC builder, when component has been created in Verilog HDL using the 'include option to attach some other modules? When I try to create...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
18 years ago

It seems to me that problem has been fixed.

1. All `include directives should be REMoved and should serve as for memory reminder

2. All previously included files with instantiating modules should be directly added in current project via PROJECT main menu item.

3. Create component just with 'root' verilog file and other modules will be linked due to project setup.

I just test it with SOPC builder v.7.0.

Andrey