Single clock dual port ram issue

It is correct. The address that was sampled by the memory on the first rising cycle that you highlighted is C1h. What the signaltap display is showing is that the address changed to CCh after the rising edge of the clock, will be read by the memory on the next clock cycle and will change the data bus to the correct value on the following clock cycle.