Forum Discussion
Altera_Forum
Honored Contributor
16 years agohi,
I have implemented the design in verilog and I am also facing similar warning issue. pecifically, the warnings read like this: "Warning: Ignored node in vector source file. Can't find corresponding node name "pll:pll_inst1|c0" in design." Would you please tell me the solution of this problem. Thanks Kapil