Altera_ForumHonored Contributor17 years agoSimulation/synthesis mismatch My design uses lvds transmitters and receivers. When I use a serialization factor >2 it works fine. I need to use a serialization factor of 2, which converts the lvds blocks to ddio primitives. Th...Show More
Recent DiscussionsGenerate Simulation Setup Script FailsSolvedFIR IP configured for InterpolationAltera SSLC LicenseLisence issue when running .do scriptHow to create a Packaged Subsystem in TCL