Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

Simulation fails when it goes into big design.

Ok guys, I have designed a small block that does some counting and put some signals to zero while its counting.. library IEEE; use IEEE.STD_LOGIC_1164.ALL; --use IEEE.STD_LOGIC_ARITH.ALL; u...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

--- Quote Start ---

Input is serial and all I care is if its changing. That's it.

And whenever the input changes, I want to start the clock. That's it.

How to handle the metastability problem? I don't know. Thanks for helping me out

--- Quote End ---

And whenever the input changes, I want to start the counter.

My bad.

The algorithm is:

1. look for a edge change in T3PWM (0->1 or 1->0)

2. start the counter

3. after the count decrements to 0, stop counter.

I'll read the document. Thanks.