simulation error

I have a working legacy vhdl project that I can compile and simulate in Modelsim. I needed to add an empty output signal to a fifo that instantiated in the design. The original Megawizard-generated...