Simulating inferred DSP in Questa using Intel DSP simulation library

When inferring a DSP in Verilog, what is the recommended method to simulate an actual DSP from the Quartus EDA simulation library without having to create the DSP as an IP block? I assume I need to...