Simulate UART core in Quartus II

Hello. I design a UART core in VHDL but I can't simulate it in the Quartus II. I follow correctly the ASMD chart of the UART core but the exit never is altered after the simulation. I need your he...