Simple explaination I hope

I have seen some VHDL code written like this: SIGNAL slv : STD_LOGIC; SIGNAL usg_counter : UNSIGNED(7 DOWNTO 0); --code to make usg_counter count up 1 count etc. every 1uS here...