Simple counter/memory logic- question- Help needed

Hello, I am implementing a simple memory RAM in VHDL. logic: We have a 24 bit input data....need to split into two 12 bits data, and append 4 bits in the MSB side, and fill the memory...... ...