Signaltap modify actual circuit when triggered problem.

I don't see how the logic could be "changed" by run analysis. The closest connection between design and the signaltap block is a chain of pipeline registers clocked by the aquisition clock. There are additional registers for signals operating as trigger and a combinational LE for storage quailifiers, but nothing that would be packed with user logic by Quartus.