Forum Discussion
Altera_Forum
Honored Contributor
Honored ContributorSignal Tap II Terasic Blaster Compatibility
System: Quartus Prime V16.1 HW: Cyclone V product board with JTAG header. FPGA Design: A Qsys system with JTAG to Avalon Master bridge, OnChip memory, Clock Source, and System ID Peripheral ...
Altera_ForumHonored Contributor
Honored ContributorIssue solved. External reset source is asserted(inverted logic)!
