Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
14 years ago

several warnings using altlvds

Hi all, i am trying to implement an receiving interface to an ADC (TI ADS6444) using Megafunction ALTLVDS/ALTLVDS_RX. I have created 2 projects one in Quartus 9.1 SP2 the other in 10.1 SP1...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
14 years ago

Selecting the option "Register bitslip control input using rx_outclock" in Megafunction fixed the remaining critical warning 3) for both slow models. I don't understand why my own register was not sufficient. Do they use voodoo inside Megafunction? Maybe there are some multicycle constraints?