Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
14 years ago

SDRAM timing constraints

Using http://www.altera.com/literature/ug/ug_sopc_builder.pdf as a reference, I've been trying to constrain my SDRAM I/O. I've been using the SDRAM without constraints and it has been working fine at...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
14 years ago

--- Quote Start ---

If the clocks are edge-aligned, then that is not necessary since the next edge is the one you want. In the example, they would be edge-aligned without the -offset, which is why I'm not sure why they did that.

--- Quote End ---

I'm sorry, I don't understand how this holds true when using a PLL for a phase shift. If I remove the -offset command it will still do a relationship based on the phase shift signal and the original.