Altera_ForumHonored Contributor8 years agoSDC File for Multi rate Filter Hallo I am designing a multi-rate filter block. My input signal is 44.1 kHz and output signal is 11.2 MHz. I have designed an I2S slave receiver to get the input and then pass it through my two...Show More
Altera_ForumHonored Contributor8 years agoHi, have you checked TimeQuest reports for any timing violations?
Recent Discussionshow to reduce clock skew between synchronous clockQuartus 13.1 including Signal Tap LicenseI do not get an eMail with the generated license fileInstaller cannot establish connection with SSL errorQuartus 20.1std compilation fails for Quartus map - Device 10AS057K2F40I1SG