Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
11 years ago

saving changes from pin planner

Hi found this 5 year old thread (http://www.alteraforum.com/forum/showthread.php?t=26137), don't know if anybody checks it, hence a new thread. I have some problems with making changes in...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
11 years ago

There isn't any input/output information in the .qsf (perhaps I should have read your original post more closely). There are signal names, pins, I/O standards and much more, but no I/O info. All the input/output information is contained in your design (Verilog/VHDL/schematic).

The Pin planner will only change the direction from 'Unknown' once it knows about your design. It'll only know that once you've run the Analysis & Synthesis part of the compilation flow.

Cheers,

Alex