same sof different result

Hi,all,

i use the fpga for asic prototype verification, i use the quartus to generate a .sof file. and use it in different fpga development board. some boards works well while some cannot work.

can anyone explain this for me? and how to solve this problem. i will very appreciate for your advice. and i am sorry for my poor English. :oops: