Altera_ForumHonored Contributor17 years agoRx SerDes PLL must be driven by compensated input ERROR Hello, I'm trying to drive the input clock of the a megawizzard-created Rx SerDes using the output clock of another PLL, and I get the following Fitter Error: "Input clock pin of fast P...Show More
Altera_ForumHonored Contributor17 years agoYes, PLL is configured for "Normal Mode", feedback inside PLL.
Recent DiscussionsTiming analysis - long combinational pathDocker image for Quartus Pro 26.1 missing ?Error (292014): Can't find valid feature line for core SLL_CA_HBC_T001_Hyperbus_Memory_Controller_10Agilex 5 – Critical HSSI Error in JESD204B Example DesignThe quartus license works with version 25.0 but not with version 17.0