Altera_ForumHonored Contributor14 years agortl simulation and gls simulation i have write a code using verilog and associate with PLL (using megawizard). when i run using RTLsimulation, it produce correct result. but when i run gls simulation, the output of PLL become high im...Show More
Recent DiscussionsReset Release IP for Agilex needs Stratix 10 device files installed!Licensing ‘Know-How’ GuideTiming analysis - long combinational pathInvalid license key (inconsistent authentication code)memory infer