Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
8 years ago

RS232 UART not generated correctly in Quartus 17.0

I have a Quartus 16.1 project where I generated an "RS232 UART" from the IP Catalog and it worked fine. When I try to do this in a newer Quartus 17.0 project, it does not work correctly. I did a diff...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
8 years ago

Alex,

I'm using 17.2 and there is the same problem. I have a design that was done in 16.1 and I'm facing the same problem as a_x_h_75. It is not just the upgrade, but even if I delete the IP and create a fresh one with 17.2.

a_x_h_75, You said that yo modified the UART.qsys file and were able to successfully compile? Well, I'm not able to do that even after adding the clk_rate entry. Could you please let me know the steps for successful compilation?