Reversing bits in a bus in verilog...

I was wondering about the easy way to reverse bits in a bus in Verilog. Here is the code I wrote: ------------------------------------------ if (rev) begin out[29:0] <= inp[0:29]; // ...