Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

Remotely resetting FPGA via JTAG ?

The Quartus II programmer automatically releases the FPGA from reset after downloading an image into it (or a flash device connected to it). I would like to be able to reset the FPGA without h...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

I used to hack my system reset by adding in another 'soft reset' case by instantiating the 'constant' megafunction in my design and parameterizing it to support in-system memory editing. It basically hooks up a lookup table to JTAG so that you can flip the contents between '0' and '1'. Then you connect to a live system using the in-system memory editor and modify the value.