Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

Remotely resetting FPGA via JTAG ?

The Quartus II programmer automatically releases the FPGA from reset after downloading an image into it (or a flash device connected to it). I would like to be able to reset the FPGA without h...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

Designers can reset the fpga remotely using soft reset, obviously provided you have software control. Otherwise I suggest two options:

1) use in-system memory editor to write to a register which is hardwired to be ORed with your master reset.

2) I normally don't need reset as i include user power up reset to follow the fpga reset release as the latter is unreliable at release.