Altera_ForumHonored Contributor14 years agoRegarding Interconnect delay reduction in a design. Dear sir, This is manjunath, I am new to altera tool. My design is facing a problem of IC dealys ( Interconnected delays). I am not able to achieve max frequency of 250Mhz. In some critical p...Show More
Recent DiscussionsSelf service license server doesn't workTiming analysis - long combinational pathDocker image for Quartus Pro 26.1 missing ?Error (292014): Can't find valid feature line for core SLL_CA_HBC_T001_Hyperbus_Memory_Controller_10Agilex 5 – Critical HSSI Error in JESD204B Example Design