recovery timing issue

I am working on Agilex 7 FPGA with quartus 25.3 software.  in my project, I use the asynchronous reset and sync de-asserted stragegies.  and I add the rst synczer circuit for each sub module in the t...