Anybody tried the rapid recompile feature in Quartus 9.1? With rapid recompile feature switched on: I took a unpartioned flat design on an 80% full EP4SGX230 Stratix device and ran it through and it took 1hr 42min. I then changed the reset value from '0' to '1' in the vhdl for just one register and ran it though again. This time it took 1hr 36min. Not what I was hoping, although hardly conclusive on just one design. Am I missing something? I'd be glad to hear of anyones experiances with this feature.

--- Quote Start --- Anybody tried the rapid recompile feature in Quartus 9.1? With rapid recompile feature switched on: I took a unpartioned flat design on an 80% full EP4SGX230 Stratix device and ran it through and it took 1hr 42min. I then changed the reset value from '0' to '1' in the vhdl for just one register and ran it though again. This time it took 1hr 36min. Not what I was hoping, although hardly conclusive on just one design. Am I missing something? I'd be glad to hear of anyones experiances with this feature. --- Quote End --- Hi Witty, what did you mean with "rapid recompile feature " ? Smart recomple or partition based design ? Kind regards GPK

No its not smart recomple or partitioning it's the new feature on Quartus 9.1. http://www.altera.com/products/software/quartus-ii/whats-new/swf-qts-whats-new.html?gsa_pos=2&wt.oss_r=1&wt.oss=rapid%20recompile I set it using... set_global_assignment -name RAPID_RECOMPILE_MODE COMPATIBLE_PLACEMENTI've found it to be of little use, unless I'm doing something wrong.

--- Quote Start --- No its not smart recomple or partitioning it's the new feature on Quartus 9.1. http://www.altera.com/products/software/quartus-ii/whats-new/swf-qts-whats-new.html?gsa_pos=2&wt.oss_r=1&wt.oss=rapid%20recompile I set it using... set_global_assignment -name RAPID_RECOMPILE_MODE COMPATIBLE_PLACEMENTI've found it to be of little use, unless I'm doing something wrong. --- Quote End --- Hi Witty, I was not aware of this new feature, but I can imagine how it works. The feature could only work in case that Quartus found a lot of nodes which does not change. I'm pretty sure that changing the input value of the reset will cause a lot of changes in your FPGA implementation. I would try a change which influenced only a small portion of your design (e.g reduce the number of bits of a counter) Kind regards GPK

Pletz, Think you may have hit the nail on the head so to speak. I considered the change I made to be trivial but in fact, as you say, it could have a big impact on the rest of the logic. I'll think of something the is 100% trivial and try again. Witty

Also note rapid recompile seems to turn of timing driven synthesis, which for my design was a real problem. Took a while to notice that message in amongst the thousands of others useless warning and info messages that get dumped out. I did see about a 25-30% compile time improvement, but the design never meet my timing requirements :(

Rapid recompile | Altera Community

15 Replies

Altera_Forum
Honored Contributor
16 years ago
Its my understanding the rapid recompile is really for very small design changes away from critical parts of the design, kind of like ECO changes but the code changes are now completely annotated.

Changes should be very minor like a bit flip or one pin change.

I ran some tests yesterday on a DDR2 design, 3 test cases

Minor edit to code (no functional change)
Register logic flip
Pin move

All three resulted in about the same benefits

A&S about 10% faster
Fit about 50% faster
Timing about 20% faster
Assembler about 10% faster
Altera_Forum
Honored Contributor
16 years ago
Hello,
I Installed the last 9.1 sp2 vesrion
but the "rapide recompile" option is not selectable !
"OFF" is the default and I can't click on the 2 other options !
Is it device dependent ? my device is a statix EP1S20
Altera_Forum
Honored Contributor
16 years ago
Read MarkB's post thoroughly. Stratix I is unsupported.
Altera_Forum
Honored Contributor
16 years ago
can someone tell me which menu I can find this setting under?

EDIT: just found it under settings

Compilation Process Settings

Incremental Compilation
Altera_Forum
Honored Contributor
8 years ago
In Quartus Prime 17.1.0 you can find the Rapid Recompile Option in the menu under:
Processing/Start/Start Rapid Recompile

Kind regards.

Forum Discussion

Rapid recompile

15 Replies

Recent Discussions

Questa Starter Edition 25.1 - svverification license checkout fails (valid license per lmdiag)

Xcelium Simulation using XRUN with Verilog Configurations defining Library Search Order

TimeQuest User Guide

Possible Quartus 24.1 bug?

MAX10 ADC - getting it to simulate in Modelsim